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Indium phosphide – 
opportunities and challenges
The Indium Phosphide & Related Materials
conference and exhibition, held in Glasgow,
Scotland, was attended by some 250 dele-
gates. Of the 180 accepted papers sourced
from 21 countries, a reasonably balance was
between industry and academic.  Analysis
shows that  Japan (47)  and SE Asia (25) are
major players at 72 papers. Europe including
Israel had (70) and North America (35). 
Of concern, France (14) and Germany (20)
report  seriously declines in academic R&D
funding, not auguring well for the future. 
The opening speakers at IPRM are always under
challenge from the older, more developed GaAs
community, whose major yearly event takes cal-
endar precedence. So announcements from the
Defense Advanced Research Projects Agency,
which impact advanced semiconductors are 
presented at Mantech, which also has the lion’s
share of new tables and original graphics too.
But that can have an advantages too. So when
National Institute of Standards and Technology’s
Dr Herbert Bennet addressed the issue of the
International Technology Roadmap for
Semiconductors 2004 update (http://public.
itrs.net/Files/2003ITRS/Home2003.htm) he
addressed the technical challenges and opportu-
nities for elemental (Group IV) and compound
(Groups III and V) semiconductors, well clued up
on DARPA expectations. He also brings to the
table considerable wisdom on what lessons can
be learned from the Si CMOS technology road-
maps that are relevant to the IPRM industry.
Silicon, he points out, has endured many tech-
nology barriers, and what was once thought to
concern only a few companies, proved to be
common through the industry. Overcoming bar-
riers offered an appropriate focus for the ITRS.
“From the late 1980s to today, most Si CMOS
companies found that a large percentage of
what they know is not proprietary and may be
shared with other companies for a globally
stronger industry.”
“The boundaries between group IV semiconduc-
tors and III-V semiconductor GaAs have moved
to higher frequencies, while between GaAs and
InP it is tending to shift to lower frequencies.
When high volume products appear, silicon, and
more recently SiGe, replace the III-Vs in those
markets for which group IVs can deliver accept-
able or appropriate performance at low cost.”
“Future boundaries between the technologies,”
he warned,“will be dominated more by such 
critical parameters as noise figure, output power,
efficiency, linearity, high voltage operation, and
cost, rather than by carrier frequency.”
Size matters
The primary challenges that Dr Bennet highlights
is “reduction in cost and production of larger InP
wafers to lower the cost per function and per unit
area.The primary challenge to widespread use of
InP technologies is fast becoming availability and
cost of large diameter semi-insulating substrates.
“A high aspect ratio,production via process is need-
ed to facilitate the design of dense MMW,high per-
formance circuits.To attain the advantages of
Metamorphic HEMT technology in large diameter
substrates,buffer layer technology needs to improve
to relieve stress and better thermal conductivity.The
thermal resistance of the buffer is higher than the
thermal resistance of the GaAs itself”.
Unwelcome diversity
“Because device properties are critically depend-
ent on the selection of materials, thickness, and
doping in the epitaxial layers - proprietary to
manufacturers - there is great diversity in the
nature and performance of these devices.Trade-
offs among power, efficiency, breakdown, noise,
linearity, and other parameters abound. with per-
formance trends driven by a combination of
desirable trade-offs, bandgap engineering of the
epi layer stack, together with shrinking litho.
“Standardised designs and processes that accom-
modate second sourcing are needed to produce
NIST’s Dr Herbert Bennet 
IPRMC O N F E R E N C E  F O C U S
III-Vs REVIEW THE ADVANCED SEMICONDUCTOR MAGAZINE VOL 18 - NO 5 - JUNE/JULY 200528
ICs at lower cost. III-V foundries should
adopt methodologies and practices of sil-
icon foundries to be very cost competi-
tive and capture markets for which com-
pounds offers technical performance, as
in lower heat dissipation, noise, and lin-
earity.These challenges have been mostly
solved for GaAs.They need to be
addressed more successfully for emerg-
ing InP technologies.”
Major trends
Among trends Dr Bennet identified are:
• Designers moving from analog to digi-
tal as close to the antenna as technolo-
gies permits. Optical filer used to con-
nect the front end to the DSP so reduce
system maintenance cost.
• Compound having a technical edge for
high performance at the front end,
especially in low LNAs and PAs.
• HEMTs/PHEMTs provide the lowest
noise figures.The frequency and power
level influence choice for highest power,
efficiency, and linearity.When efficiency
and linearity are critical, GaAs and InP
HBTs are the best choices for low power
applications.
• The use of compound and higher oper-
ating voltages will increase the RF power
densities of base-station devices.
Applications in the MMW spectrum will
be dominated primarily by compound.
• SiGe will challenge InP HBT up to
40GHz. InP will predominate, near term,
for mixed signal use up to 100GHz. But
SiGe HBTs will challenge InP for high
volume applications as 77GHz auto radar.
• InP MHEMTs supplant GaAs PHEMTs
and InP HEMTs for low noise/front end
and power use above 40GHz.
• InP HBTs and SiGe HBTs are for high-
speed logic and mixed-signal applications,
having much better threshold voltage con-
trol, depending on bandgap (a materials
property).The FET threshold depends on
the Schottky barrier and Fermi level (pro-
cessing properties). HBTs are for low
phase noise oscillators. MES-FETs likely to
obsolete by 2006, overtaken b InP/SiGe
cost and performance where the gap
between is closing. InP has the advantage
of higher breakdown. SiGe bi-CMOS holds
the integration density advantage.
• InP HEMTs and MHEMTs exhibit lower
noise figures, and the required DC power
dissipation is roughly 4x lower for equiv-
alent NF and gain performance. GaAs
PHEMT and InP HEMT are the premier
MMW power devices in production.
GaAs PHEMT preferred for frequencies
less than 77GHz. GaAs PHEMT and InP
HEMT do not have the power perform-
ance for future needs.
• Evolution of GaAs PHEMTs and InP
HEMTs will increase performance, but
may still fall short of evolving demands.
MHEMTs expect to have the edge over
InP at MMW, while GaN will offer signifi-
cant advantages at lower frequencies.
“The challenge for the device engineer is
to develop a structure that combines the
best attributes of GaAs PHEMTs (higher
voltage operation) and InP HEMTs (high
frequency gain). One approach currently
under development is MHEMT, which
takes advantage of bandgap engineering
to create a device structure exhibiting
the best compromise between the 
relatively high voltage operation of GaAs
PHEMTs and high gain of InP HEMTs.”
• InP power MHEMTs are expected to
eclipse GaAs PHEMTs and InP HEMTs in
performance for the 40GHz to 100+ GHz
frequency range and will be available in
production in the 2006+ timeframe.
GaN the disruptor
At lower frequencies, GaN may prove to
be a disruptive technology, with up to
10x higher power density than GaAs or
InP based technologies.While relatively
immature, much remains to be done in
this evolving technology, particularly in
materials quality and device reliability.
Today, Si and SiGe dominate below
10GHz. III-V compound semiconductors
dominate above 40GHz.“Performance
tends to increase in the following order:
Si CMOS, SiGe, GaAs, InP and metamor-
phic GaAs.Two or more technologies
may coexist with one another for certain
applications, as cellular transceivers,
modules for terminal PAs, and MMW
receivers.
“Today, both GaAs HBT and discrete
LDMOS devices in modules for terminal
PAs have big market shares compared to
GaAs PHEMT and GaAs MESFET devices.
In future, Si-based technologies having
higher integration will gain importance.
Today, we see GaAs PHEMT and InP
HEMT in MMW receivers. In the future,
we may see competition from SiGe HBT,
GaAs MHEMT, and InP HBT.”
“Finally, high frequency performance in
III-Vs is driven as much by epitaxy (verti-
cal scaling) as by lithography (horizontal
scaling). Carrier velocity and mobility in
the transport layer can be tailored by
proper engineering of the epitaxial layer
stack. Continued improvement in all of
the III V devices can be expected
through bandgap engineering.
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